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Abstract—The operation of nanoelectromechanical switches is
investigated through simulation. A simple methodology based on
a 1-D lumped model taking account of the Casimir effect is ﬁrst
proposed to determine a low-voltage actuation window for conven-
tional cantilevers. Results show good agreement with 3-D simula-
tionandprovetobehelpfulforsystematicdesign.Theconventional
cantilevershapeisthenoptimizedtoacross-likedesignthatisfully
studiedina3-Denvironment.Staticanddynamicbehaviorsaswell
as effect of the oxide layer thickness are investigated with a view
to suspended-gate single-electron transistor applications. The pro-
posed structure successfully combines low actuation voltage and
low power consumption, and it is shown that the switching speed
is the limiting factor for the considered applications.
Index Terms—1-D and 3-D modeling, cantilever switch, mov-
able gate, nanoelectromechanical system (NEMS), single-electron
transistor (SET).
I. INTRODUCTION
U
NLIKE conventional electronic devices, nanoelectrome-
chanical systems (NEMSs) can be potentially manufac-
tured to high tolerances on the scale of nanometers using
CMOS-compatible infrastructures. They also exhibit superb
performances in terms of power savings and new functionality,
providing an ideal platform to build multifunctional nanoscale
ICs. Therefore, hybrid devices coupling single-electron tran-
sistors (SETs) to NEMS have recently drawn much attention
for their promised experimental insight into quantum aspects
of mechanical systems as much as for their potential appli-
cations in communication and information technology. Some
groups exploited the ultrahigh sensitivity of the SET to read out
the motion of a capacitively coupled nanomechanical resonator,
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managing to approach its quantum limit [1], [2], while another
group proposed an SET whose island is located at the top of
a free-standing silicon nanopillar shuttling between the source
andthedrain[3].Finally,anotablesuspended-gatearchitecture,
whichwouldenabletoswitchtheSETgatecapacitancebetween
two values, has been suggested in [4] and [5], and we prelimi-
nary studied the static actuation of several double-clamped gate
structure in a previous work [6]. Such movable gate structure
may be a proper candidate to realize the variable capacitance
SET needed in [7] in order to cope with the random background
charge problem faced by the SET, and could also be used as
threshold gate to build neural network or analog-to-digital ﬂash
converter[5].Thepurposeofthispaperistooptimizethedesign
of NEMS switches, and in particular, for suspended-gate SET
application. In the ﬁrst part, we study the behavior of conven-
tional NEMS cantilevers through a 1-D model taking account of
the Casimir force, and we propose a simple methodology to de-
termine a low-voltage actuation window for systematic design.
In the second part, we focus on the design optimization of the
switch in a 3-D environment for suspended-gate SET applica-
tion. We study both its static and dynamic behaviors, and also
discuss the merits and the disadvantages of the overall device in
terms of speed and energy consumption as compared to current
MOSFETs.
II. CONVENTIONAL CANTILEVER SWITCHES DESIGN
A. Principle and 1-D Analysis
Cantilever switches are basic building blocks in the NEMS
platform: an electrode, the cantilever, is suspended over a ﬁxed
electrode, and as the voltage applied between these two elec-
trodes is increased, the spacing between them continuously de-
creases until the electrostatic force overwhelms the elastic force
of the spring resulting in a sudden snap down of the suspended
electrode.Thiseffect,calledthepull-ineffect,occursatavoltage
deﬁnedasthepull-involtageVPI.Althoughsimulationbasically
authorizes any dimensions for the cantilever, some theoretical
constraints have to be imperatively respected for the structure
to be viable. In particular and in contrast to micromechanical
switches, the Casimir force is expected to be signiﬁcant at the
nanoscale [8] since it may overcome elastic restoring actions in
the device and lead to the cantilever’s sticking during the fab-
rication process, i.e., even without applying any voltage. The
maximal length corresponding to the beam such that it does not
stick to the substrate is called the detachment length and is an
1536-125X/$25.00 © 2009 IEEE
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Fig. 1. Schematic of the cantilever 1-D lumped model.
essential design parameter [9], [10]. Therefore, in this part, we
purpose to determine a low-voltage (<1 V) actuation window
for conventional cantilevers that accounts for this constraint in
order to help with the systematic design of NEMS switches. We
will also see how this simple approach helps getting insight to
the cantilever behavior.
In order to simplify the methodology, we only consider the
1-D lumped model, where the cantilever is approximated by
a single rigid parallel-plate capacitor suspended above a ﬁxed
ground plate by a spring (see Fig. 1). The Young’s modulus,
length, and thickness of the cantilever are, respectively, denoted
as E, L, and t. The single degree of freedom is the gap g (ini-
tially denoted g0) between the two plates and is deﬁned at the
cantilever tip. The net upward pressure P(g) on the free plate
is the sum of the electrostatic attractive pressure  0V 2/2g2,
where V is the voltage applied between the plates, the attrac-
tive Casimir force per unit area π2¯ hc/240g4, and the spring
restoring force Keﬀ(g0 − g), where Keﬀ =2 Et3/3L4 is the
effective spring constant having units of newtons per cubic me-
ter and derived from the small-deﬂection mechanical solution
for the maximum displacement. In static equilibrium, we may
write
P(g)=Keﬀ(g0 − g) −
 0V 2
2g2 −
π2¯ hc
240g4 =0 . (1)
The equilibrium is stable if dP/dg < 0 and critical when
dP
dg
= −Keﬀ +
 0V 2
g3 +
π2¯ hc
60g5 =0 . (2)
Now, contrary to what is usually done, we will not try to
derive the expression of the pull-in voltage, but conditions on
the cantilever’s parameters (material and dimensions) to get a
given pull-in voltage.
Writing (1) and (2) at the critical pull-in gap gPI and rear-
ranging them, we may, for example, get the following system of
equations:
π2¯ hc
g2
PI
g0
60
−
gPI
48

+  0V 2
PI

g0 −
3
2
gPI

=0 (3)
Keﬀ =
2Et3
3L4 =
 0V 2
PI
g3
PI
+
π2¯ hc
60g5
PI
. (4)
Now, solving (3) for a given pull-in voltage VPI (in our case
VPI =0V and VPI =1V), and injecting the calculated gPI in
Fig.2. Detachmentlength(solidline)andlengthproviding1Vpull-involtage
(dotted line) as a function of the initial air gap for aluminum cantilevers with
various thicknesses. The gray areas show the <1 V actuation windows. Other
areas represent either not viable or >1 V actuation switches.
(4), we obtain a relation between the cantilever’s parameters
that lead to this given pull-in voltage.
Notably,wecanobtainanexactexpressionforthedetachment
length, which corresponds to VPI =0V
Lmax =
4
5
g0
4

32Et3g0
π2¯ hc
. (5)
This result is slightly different from the one obtained in [10],
because we used the exact value of gPI =( 4 /5)g0 at VPI =0V,
instead of the well-known, and in this case, approached value
gPI =( 2 /3)g0.
Note that for a ﬁxed-ﬁxed beam, by replacing Keﬀ with its
actual value 32Et3/L4, we would obtain
Lmax =
4
5
g0
4

1536Et3g0
π2¯ hc
. (6)
B. Low-Voltage Actuation Window for Cantilever Switches
Bygraphicallycombiningtherelationslinkingtheparameters
for VPI =0V and VPI =1V, we can visualize the so-called
low-voltage actuation window for the cantilever. Gray areas in
Fig. 2 show, for example, the theoretical range of lengths and
initial air gaps providing a pull-in voltage lower than 1 V in the
case of an aluminum cantilever. Also, for a given thickness, the
area above the detachment length solid line shows dimensions
leading to a nonviable cantilever, while the area below the 1 V
pull-in voltage dotted line shows dimensions leading to a pull-
in voltage higher than 1 V. As expected, the detachment length
decreases with the thickness and the initial air gap. It is also
interesting to note that the smaller the initial air gap, the less
freedom we have in the choice of the cantilever’s length in the
current nanoscale resolution.
Fig. 2 may be used to determine not only the viability of a
cantilever, but also the inﬂuence of other factors, independently
of the static behavior. For example, let us study the inﬂuence
of the thickness on the switching time. First, Fig. 2 is used to
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Fig. 3. Dynamic pull-in of three cantilevers having same initial air gap
(30 nm) and same pull-in voltage (1 V) but different length and thickness.
Fig. 4. Dynamic pull-in of three cantilevers having same length (500 nm) and
same pull-in voltage (1 V) but different initial air gap and thickness.
determine two sets of three cantilevers of different thicknesses
(10, 25, and 50 nm) having the same pull-in voltage (1 V) and:
1) same initial air gap (30 nm) but different lengths (set (1)
located on the vertical dotted straight line in Fig. 2);
2) same length (500 nm) but different initial air gaps (set (2)
located on the horizontal dotted straight line in Fig. 2).
Then, noting the density ρ of the material, we solve the dy-
namic equation of motion for each cantilever
ρt
d2g
dt
= P(g)=Keﬀ(g0 − g) −
 0V 2
2g2 −
π2¯ hc
240g4 . (7)
Note that we neglect the damping effect of the air layer un-
derneath the cantilever, as it will be discussed later.
Figs. 3 and 4 show the switching times of set (1) and set
(2), respectively. For a given initial air gap, the thinner and the
shorter the cantilever, the faster the switching. On the contrary,
for a given length, the thicker the cantilever and the smaller the
initialairgap,thefastertheswitching.Itisimportanttonotethat
all these cantilevers do have the same static behavior, as they
have the same pull-in voltage. However, this study shows that
their dynamic behavior is quite different, and that the thickness
effect is not that straightforward. Furthermore, combining Figs.
3and4,wecanseethatatconstantthickness,theswitchingtime
decreases when scaling down the cantilever, i.e., when moving
toward 0 on an equipotential line for a given thickness in Fig. 2.
We will see later how these results may help with the design
optimization of the cantilever.
Obtaining this kind of ﬁgure from the 3-D simulation is very
laborious and difﬁcult, if not impossible. Nevertheless, in order
to conﬁrm at least partially the validity of our approach, we
estimated the detachment length and the length leading to a 1-V
pull-involtageforseveralparametersbyusingtheﬁnite-element
method (FEM) provided by the 3-D simulator COMSOL [11].
Since the Casimir force is not implemented in this software,
we added it manually as an external pressure on the cantilever
with the same expression as in the 1-D model. Then, for given
cantilever’s parameters (material, width, thickness, and initial
air gap), we performed extensive simulations by varying the
length until getting the one that leads to a 0-V or 1-V pull-in
voltage. The data calculated for cantilevers made of aluminum
and polysilicon are, respectively, gathered in Tables I and II
together with the ones estimated from the 1-D lumped model.
Whatever the material and the dimensions, the 1-D lumped
model shows surprisingly stable and good agreement with the
3-D calculation for the detachment length (within 10%). This
stability is due to the fact that the only force taken into account
then is the Casimir force, which has the same expression as
in the 1-D model. Therefore, we may suppose that this stable
relative error (around 9%) mainly reﬂects the difference in the
mechanical modeling between the 1-D simple spring constant
Keﬀ and the more realistic 3-D FEM. Since the width does not
have any signiﬁcant inﬂuence on the detachment length, we can
possibly include a corrective factor in (5) corresponding to this
error to derive a more accurate (empirical though) expression
for the detachment length expression
Lmax =
4
0.91 × 5
g0
4

32Et3g0
π2¯ hc
. (8)
It is also interesting to note that the 1-D model always under-
estimates the actual detachment length, which is an important
requirement for its experimental reliability.
When calculating the length leading to a 1-V pull-in volt-
age, the 1-D model shows more variable results because the
3-D modeled electric ﬁeld is much more complex than the 1-D
simple expression. However, the agreement is still acceptable
(within 15%) and suggest that our approach is legitimate for the
range of dimensions and materials used in our simulations.
III. OPTIMIZATION FOR SUSPENDED-GATE SET APPLICATIONS
A. Principle of the Suspended-Gate SET
Theprincipleofthesuspended-gateSETisdepictedinFig.5:
it combines in a top-down architecture an NEMS switch and
a conventional SET. The NEMS switch is composed of two
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TABLE I
COMPARISON OF THE DETACHMENT LENGTHS AND THE LENGTHS PROVIDING 1VP ULL-IN VOLTAGE CALCULATED BY THE
1-D LUMPED MODEL AND BY THE 3-D FEM FOR SEVERAL ALUMINUM CANTILEVERS
TABLE II
COMPARISON OF THE DETACHMENT LENGTHS AND THE LENGTHS PROVIDING 1VP ULL-IN VOLTAGE CALCULATED BY THE
1-D LUMPED MODEL AND BY THE 3-D FEM FOR SEVERAL POLYSILICON CANTILEVERS
Fig.5. (a)ConceptofNEMS-gateSETdevice.(b)Gatedisplacement(leftaxis)andcorrespondingcapacitance(rightaxis)versusactuationvoltage.(c)Electrical
equivalent schematic. (d) Information encoding principle: sweeping gate G1: encoding in amplitude; sweeping gate G2: encoding in periodicity.
electrodes: a suspended one, which also acts as a gate for the
SET, and a ﬁxed one, which is called the surface electrode and
should ideally not interfere with the SET island. As the voltage
applied between these two electrodes is increased, the spacing
between them continuously decreases until the pull-in effect
occurs. Since the spacing between the two electrodes also de-
termines the spacing between the movable gate and the island
of the SET, and hence the corresponding gate capacitance, the
NEMS switch actually acts as a two-state tunable gate capacitor
for the SET. This means that the gate capacitance can be tuned
between two values according to the voltage of a third elec-
trode, leading to further control of the Coulomb oscillations,
independently of the island potential.
Apossiblelogicapplicationofthisdevicebasedonthetheory
developed in [7] is shown in Fig. 6. First, one deﬁnes two logic
states “LOW” and “HIGH” depending on the signal periodicity,
in contrast to the “conventional” encoding that is based on the
Fig. 6. Possible implementation of the AND function based on the theory
developed in [7]. The period of the signal uin,2 determines the voltage applied
to the actuation electrode of the NEMS switch, and therefore the value of CG2.
signal level. Since the background charge only alter the phase
of the transfer function, an encoding of the signal into the pe-
riodicity has to be insensitive. The device is then used to store
and transmit logic states by changing the Coulomb oscillation
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Fig. 7. Reduced <1 V actuation voltage windows for aluminum cantilevers.
The symbol lines show lengths providing 1 V pull-in voltage assuming the ﬁxed
electrode is located at a distance equal to ﬁve times the initial air gap.
frequency through the gate capacitance CG2. The gate posi-
tion is determined by the periodicity of the signal uin,2 that is
decoded via the ﬁlter/rectiﬁer stage. Now, by sweeping uin,1
over a few periods of the transfer function, one gets a periodic
output voltage with a period depending on uin,2, so that the
“AND” function is realized
out =i n ,1 · in,2. (9)
Incontrasttotheconventional cantilever switchesstudiedbe-
fore,theﬁxedelectrodeistheelectrodethatisusedtoactuatethe
switch, and it needs to be carefully considered as it should cope
with some requirements speciﬁc to the suspended-gate SET.
Notably, it has to be as far as possible from the SET island in
order not to interfere with the gate control. It is thus shorter than
the cantilever, and the overall overlap area is reduced. The 1-D
lumped model is not sufﬁcient to account for this asymmetry,
and it is all the more inadequate that we showed in a previous
report that for asymmetric electrodes, the actuation voltage may
vary depending on which electrode is actuated [6]. Neverthe-
less, as a starting point, we may get physical intuition by simply
adjusting the previously deﬁned window. For example, let us
suppose that the minimal distance separating the surface elec-
trode from the center of the island has to be ﬁve times greater
than the initial air gap to ensure that the island is mainly con-
trolled by the gate and not by the surface electrode, and assume
that a cantilever with a length L and an initial air gap g0 will
behave like a cantilever having a length L∗ = L − 5g0.N o w ,
we may adjust the low-voltage actuation window as shown in
Fig. 7. To obtain the symbol lines, we added the virtual length
5g0 to the previously calculated lengths providing 1 V pull-in
voltage. The result is, of course, approximate but give insight
to the problem. As we can see, the range of possible lengths is
reduced, and it even becomes impossible for a given thickness
to get a pull-in voltage lower than 1 V below a certain initial air
gap (corresponding to the intersection of the symbol and solid
lines). This ﬁgure also shows that it is difﬁcult to shorten the
cantilever length below 500 nm.
B. 3-D Optimization
As shown previously with the 1-D lumped model, the dimen-
sions and the position of the surface electrode, together with the
cantilever design, have to be optimized. The 1-D model gives
physical intuition but further design needs to be performed in
a 3-D context, and we now proceed by using the 3-D simula-
tor COMSOL [11]. Again, we manually implement the Casimir
force as an external pressure in order to make sure that any
considered structure will not collapse even when no potential
is applied. Note also that, since the model solves the electro-
staticequationonthedeformedmeshintroducedbythearbitrary
Lagrangian–Eulerian (ALE) method, topology changes are not
handledandsolutionceasestoconvergebeforethebeamtouches
the substrate so that it is impossible to numerically obtain the
contact when statically solving the structural deformation. For
the static analysis, this problem may be avoided by scanning
the considered structure over different applied voltages so that a
very precise estimation of the pull-in voltage may be obtained.
Forthedynamicanalysis,however,wehavetoevadetheabsence
of contact by substituting the electrostatic ﬁeld (which becomes
extremelycomplexwhenapproachingthecontact)withanelec-
trostaticpressureovertheoverlapregion.Wealsoneedtomodel
the gas distribution beneath the cantilever that may affect the
switching time. When the movable electrode squeezes the gap
indeed,thegasﬂowsoutfromitsedges,andthenarrowpathway
restricts the displacement of the gas perpendicular to the sur-
faces, which causes gas pressure to increase and decelerates the
cantilevermovement.Inordertomodelthepressuredistribution
in the narrow gap, we use the modiﬁed Reynold’s equation
∇·(h3Qchp∇pF )=1 2 η

pF
dt
h + p
h
dt

(10)
where pF denotes the gas ﬁlm pressure variation, p = pA + pF
is the total ﬂuid pressure consisting of the ambient pressure and
the variation, h = h0 +∆ h is the gap height consisting of the
initial gap and the deformation in the normal direction of the
boundary, and η is the ﬂuid viscosity at normal conditions. The
term Qch denotes the relative ﬂow rate function that accounts
for the rareﬁed gas effects [12].
Let us ﬁrst consider an 800-nm-long, 100-nm-wide, and
10-nm-thick aluminum cantilever, suspended at 50 nm over a
550 nm × 300 nm surface electrode, so that this electrode is lo-
cated at a distance ﬁve times greater than the initial air gap from
its tip. The corresponding point (symbol + in Fig. 7) intuitively
shows that its pull-in voltage is higher than 1 V, and the 3-D
simulation indeed gives a pull-in voltage of 1.52 V. A 300-nm-
wide cantilever with the same dimensions has approximately
the same pull-in voltage 1.56 V. Given the length of upper limit
duetotheCasimirforce,itseemsdifﬁculttodecreasethepull-in
voltage under 1 V while keeping the same thickness and initial
air gap.
Now, we propose to investigate a cross-shaped structure, as
shown in Fig. 8, which seems to be ideal for suspended-gate
SET applications. First, it enables to reasonably and laterally
increase the overlap area of the two electrodes while keeping
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Fig. 8. 3-D simulation of a cross-shaped structure with COMSOL [11]. The
insets show the dimensions of the considered structure.
Fig.9. Staticpull-in.  1 :theconsideredcross-shapedstructure.  2 :a100-nm-
wide cantilever.   3 : a 300-nm-wide cantilever. The other parameters (length,
thickness,airgap,andsurfaceelectrodesize)arethesameforthethreestructures
anddenotedinFig.8.The+ symbolsshowthepull-inofacross-shapedstructure
with the same dimensions except for the thickness (25 nm) and the initial air
gap (25 nm). The displacement is deﬁned at the cantilevers tip.
good ﬂexibility and limiting air friction. Furthermore, it may be
divided into two parts that can be independently designed.
1) The “armature” part determining the suspension and the
overlap area of the overall structure, critical for the pull-in
voltage.
2) The “extension” part determining the covering of the is-
land, critical for the corresponding SET gate capacitance.
Let us consider from now the structure described in Fig. 8
as an example. As the previous cantilever, it is 800 µm long,
100 nm wide, and 10 nm thick, made of aluminum, and sus-
pended at 50 nm over a 550 nm × 300 nm surface electrode, but
two 200-nm-long and 100-nm-wide wings are also designed.
The extension part is 250 nm long so that the surface electrode
is located at a distance ﬁve times greater than the initial air gap
from the center of the island.
Fig. 9 shows the static actuation of this cross-shaped struc-
ture as compared with the previous conventional cantilevers.
As we can see, the cross-shaped design enables to substan-
tially decrease the pull-in voltage to 0.72 V, under the symbolic
1 V value. This result is an original ﬁnding of the cross shape:
it enables to combine a large overlap area (as compared to a
narrow cantilever) and a certain ﬂexibility (as compared to a
wide cantilever) in order to decrease the pull-in voltage. Also
Fig.10. Dynamicpull-inoftheconsideredcross-shapedstructure(solidlines)
anda100-nm-widecantilever(symbolline)atseveralappliedvoltagesandunder
different ambient pressures. The + symbols show the pull-in of a cross-shaped
structure with the same dimensions except for the thickness (25 nm) and the
initial air gap (25 nm) at 1 V and under standard atmospheric pressure. The
displacement is deﬁned at the cantilevers tip.
note that when no voltage is applied to the electrodes, the gap
is smaller than the 50 nm initial air gap because of the Casimir
force attraction.
Fig. 10 shows the dynamic response of the considered cross
structure for different applied voltages under standard atmo-
spheric pressure (1 atm = 101 325 Pa). As we can see, if the
applied potential is lower than the static pull-in voltage, the
cantilever moves toward its equilibrium position. However, as
expected, if the applied potential is higher than the pull-in volt-
age, the movable electrode snaps down. The higher the applied
voltage, the faster the switching, so that there is a tradeoff be-
tween the low-voltage actuation and the high-speed pull-in. For
an applied voltage of 1 V (that is, 1.4VPI), we may expect a
switching time of less than 40 ns. Also note that the cantilever
tip speed is around 20 m·s−1 for this voltage just before hitting
the bottom, which is typical for NEMS switches. The dynamic
response of the 100-nm-wide cantilever at its critical pull-in
voltage (1.52 V) is also provided for comparison. However, for
the same applied voltage, the cross is much faster. A commonly
suggested solution to decrease the pull-in time is to encapsulate
thedeviceinvacuumtosuppresstheairfriction,butthissolution
is of a limited interest for practical applications. Moreover, the
simulation performed for a reduced ambient pressure of 1 torr
(133.32 Pa) shows that the switching time is not signiﬁcantly
reduced because the overall size of the device is not much larger
than the initial air gap. Another solution is to use a result ob-
tained with the previous 1-D study: for a desired static pull-in
voltageandforagivenlength,athickercantileverwithasmaller
initial air gap has a faster switching. Therefore, let us consider
the same cross structure, but with a thickness of 25 nm and an
initial air gap of 25 nm. Its pull-in voltage, shown in Fig. 9
(+ symbols), is 0.66 V, which is almost the same as the previ-
ous cross structure (0.72 V). Now, by computing its dynamic
response, we can see in Fig. 10 (+ symbols) that its switching
is more than twice faster than the previous cross structure for
the same applied voltage of 1 V (16 ns versus 37 ns), which is
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Fig. 11. Dynamic pull-out of the considered cross-shaped structure (solid
lines) and a 100-nm-wide cantilever (symbol line) under different ambient pres-
sures. The displacement is deﬁned at the cantilevers tip.
an original ﬁnding obtained through the previously introduced
methodology. Note that the tip speed before hitting the bottom
is reduced (around 10 m·s−1), which also enables to reduce the
pull-in energy. If the improvement is not negligible, the calcula-
tions yet show that the operation frequency of this structure is at
best limited to a few hundreds of megahertz. Further miniatur-
ization (especially concerning the air gap) and/or introduction
of a tip bump to reduce the travel range [13] will be needed to
achieve the gigahertz range.
To calculate the pull-out time, we use the ﬁnal solution of
the dynamic pull-in as initial condition in the transient analysis,
and ground the surface electrode. Fig. 11 shows the dynamics
of the pull-out for the considered cross structure under standard
atmospheric pressure (1 atm) and low pressure (1 torr). The
structure oscillates around its equilibrium position but we use
the ﬁrst crossing of the displacement with the ﬁnal equilibrium
position(slightlyundertheinitialairgapbecauseoftheCasimir
force) as a measure of the pull-up time, which is estimated to
23 ns in both cases. However, the oscillations may be an un-
wanted phenomenon because they can interfere with the ideal
two-state capacitance behavior of the switch, and they should
be absorbed as fast as possible. Lowering the ambient pressure
is therefore not viable. Fig. 11 also shows the pull-out of a 100-
nm-wide cantilever under standard atmospheric pressure. The
pull-out time as deﬁned earlier is the same as in the case of the
cross structure but the frequency of the oscillations is slightly
higher. However, the dampening of the oscillations is better in
the case of the cross structure because of its larger size. We will
see anyway in the following section that the moment the struc-
ture pulls off, the capacitance is not signiﬁcantly affected by
the oscillations in the “OFF” state because of its large nonlinear
change.
C. Gate Capacitance
A key parameter for the suspended-gate SET is the ratio
between its gate capacitance in “ON” and “OFF” states, which
Fig. 12. Static 3-D calculated pull-in and 1-D calculated pull-out of the con-
sidered cross-shaped structure for different oxide thicknesses.
Fig. 13. Gate capacitance of the considered cross-shaped structure as a func-
tion of the surface electrode voltage for different oxide thicknesses.
should be as large as possible. A large nonlinear change can be
facilitated by conﬁguring the movable electrode so as to contact
an insulating oxide layer formed on at least a portion of the SET
island in the “ON” state. We may include in our model this oxide
layer, which, in practice, also covers the surface electrode. To
evaluate the gate capacitance, we model an ellipsoidal island
with the dimensions 80 nm × 80 nm × 30 nm, along the x-, y-,
and z-axis, respectively, and an oxide layer covering this island.
The capacitance is then calculated using the energy storage dis-
tribution in the electric ﬁeld and integrating over the considered
volumetric domain. The ﬁnal value is evaluated assuming there
is a single contact point between the gate and the oxide. Fig. 12
shows that the thickness of the oxide layer does not have a sig-
niﬁcant impact on the pull-in voltage. On the contrary, as shown
in Fig. 13, it is critical for the corresponding capacitance be-
cause the cantilever tip contacts the oxide covering the island in
the “ON” state. Since both the size of the island and the design
of the so-called extension part covering the island are also de-
ciding the capacitance, we believe that there should be enough
degrees of freedom for the designer to efﬁciently and precisely
controltheratiobetweenthe“ON”and“OFF”capacitances.Note
that problems that may arise from the fabrication process have
not been addressed. Particularly, we assumed in our simula-
tions a perfect alignment of the gate with the island, which may
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Fig. 14. Electric ﬁeld distribution around the considered device calculated
with COMSOL [11] by assuming the gate grounded and a potential VE =1V
at the surface electrode. (a) Isosurfaces. (b) Cross section of the island.
Fig. 15. Shape of the structure. (a) If it does not come into contact with the
substrate. (b) If it comes into contact with the substrate (“complete collapse”).
actually be very difﬁcult to achieve since such vertical NEMS
switch would have to be realized by such vertical, multilayer
surface nanomachining process. Making the gate larger is one
solution to reduce the probability of misalignment. However,
doing so will inevitably increase the gate coupling with the
drain and source electrodes, which might affect the switching
speed of the device.
Another concern is the inﬂuence of the surface electrode on
the SET island potential. Fig. 14(a) shows the electric ﬁeld
distribution around the device at the contact with the island,
assuming a 2-nm-thick oxide layer and a potential VE =1Va t
the surface electrode (the gate is grounded). The cross section
of the island [see Fig. 14(b)] shows that the ﬁeld induced by
the surface electrode does not critically affect the ﬁeld induced
by the movable gate because of the contact with the island.
The parasitic capacitance between the surface electrode and the
island is estimated to 5.5 aF, which is about one-fourth of the
“ON” state gate capacitance.
D. Pull-Out Problem
If the structure never comes into contact with the substrate
surface [see Fig. 15(a)], the pull-out should not be a problem.
However, if it does [see Fig. 15(b)], the pull-out voltage may be
estimated by the well-known 1-D expression
VPO =

2d2Keﬀg0
 0 2
r
(11)
Fig.16. Pull-outvoltageasafunctionoftheadhesionforcefordifferentoxide
thicknesses.
where d and  r are the oxide thickness and dielectric constant,
and Keﬀ is the effective spring constant calculated from (4)
having units of newtons per cubic meter.
Fig. 12 shows the pull-out voltages calculated with this ex-
pression for the previously considered oxide thicknesses.
In reality, stiction is an annoying problem that may prevent
the pull-out of the switch, and (11) does not take account of the
corresponding adhesion force. This force is mainly due to at-
tractivevanderWaalsforcesanddependsonvariousparameters
such as the nature and the roughness of the surface. Let Fa be
this force per unit area. The pull-out voltage is then calculated
as
VPO =

2d2(Keﬀg0 − Fa)
 0 2
r
. (12)
When the cantilever comes into contact with the substrate
surface, adhesion will not occur if the necessary elastic defor-
mation requires more energy than the surface energy obtained
through adhesion, i.e., if VPO > 0. Fig. 16 shows the pull-out
voltage as a function of the adhesion force. The stronger the
force, the lower the pull-out voltage. Ultimately, if the adhe-
sion force is greater than 7600 N·m−2, the cantilever is prone
to permanent adhesion, independently of the oxide thickness.
Assuming Fa = 2(Γ/D0), where Γ is the interfacial adhesion
energy per unit area and D0 is an offset corresponding to the
closest approach of the two surfaces [14], the involved adhe-
sion energy has to be around 10 µJ·m−2 or less, which is much
lower than the lowest surface energies observed in nature, but
typical for NEMS structure. The treatment of the surface to re-
duce this energy is therefore one possible solution to reduce the
likelihood of adhesion without changing the cantilever dimen-
sions. For example, whereas for untreated polysilicon, the sur-
faceenergyisapproximately270±100mJ·m−2,self-assembled
monolayerﬁlmscanreducethesurfaceenergytoapproximately
3 µJ·m−2 [15]. Another solution may be to introduce dimples
to reduce the contact area. Otherwise, assuming stiction has oc-
curred, some attempt to recovery may be made by applying a
Authorized licensed use limited to: UNIVERSITY OF SOUTHAMPTON. Downloaded on March 27, 2009 at 12:56 from IEEE Xplore.  Restrictions apply.182 IEEE TRANSACTIONS ON NANOTECHNOLOGY, VOL. 8, NO. 2, MARCH 2009
stress wave from a piezoelectric, which could be done over the
whole wafer.
E. Performance Analysis
The switching speed of the suspended-gate SET can be lim-
ited by two factors: the speed of the gate movement and the in-
trinsic delay of the SET. The previous dynamic analysis showed
that the gate speed is limited to a dozen nanoseconds. How-
ever, the fundamental speed limit of SETs being linked to the
speed of quantum mechanical tunneling (<1 ps), the limiting
factor is by far the switching speed of the gate, which limits
the operation frequency to the megahertz range. As said before,
further miniaturization of the dimensions is needed to reach the
gigahertz range.
The energy consumed in the switching process is given by
E(t)=Vs
 t
0
i(t )dt  (13)
whereVs isthesourcevoltageandi(t)theswitchingcurrent,and
the voltage applied to the cantilever being V (t)=Vs − Ri(t).
It consists of the following.
1) The electrostatic energy Ee stored in the NEMS and the
SET capacitors
Ee(t)=E0 +
1
2
Cgap(t)V (t)2 (14)
where Cgap(t) is the total (both NEMS and SET) gap
capacitance and E0 the energy loss while instantaneously
charging Cgap(0).
2) The mechanical energy Em stored in the cantilever spring
Em(t)=
k
τ

τ
z2
M (t)dτ (15)
where τ and k, respectively, denote the volume and the
springconstant(innewtonspermeter)ofthestructure,and
zM denotes the vertical displacement of the inﬁnitesimal
volume dτ.
3) The kinetic energy Ek of the inertial mass
Ek(t)=
ρ
2

τ
vM (t)2dτ (16)
where ρ denotes the density of aluminum and vM denotes
the velocity of the inﬁnitesimal volume dτ.
4) The energy Ed dissipated in the damping mechanism
Ed(t)=−

C(t)

S
FM (t ) · dsM (t )dS (17)
where S denotes the surface of the structure, and C, FM ,
and sM , respectively, denote the path traversed, the sur-
face damping force vector (in newtons per square meter)
applied,andthepositionvectoroftheinﬁnitesimalsurface
dS.
5) The energy ER dissipated in the bias resistor (used to
reduce the current density in the structure)
ER(t)=R
 t
0
i(t )2dt . (18)
Fig.17. Switchingcurrentoftheconsideredcross-shapedstructure,assuming
a zero source resistance.
Fig. 18. Variation of the total energy and its components during the switching
process for the considered cross-shaped structure, assuming a zero source re-
sistance. τCC denotes the assumed time of complete collapse of the considered
structure.
The total energy consumed at time t is
E(t)=Ee(t)+Em(t)+Ek(t)+Ed(t)+ER(t). (19)
To simplify, we assume in this simulation a zero source re-
sistance (R = 0), which is to say that the voltage V across the
structure is equal to the voltage Vs delivered by the source. In
practice, a 100-kΩ resistor is needed to reduce the current den-
sity to a reliable range in the structure because of its reduced
crosssection.Thepresenceoftheresistorwouldactuallyreduce
thevelocityofthestructureatthepointofcontactbycausingthe
voltage across the switch to drop because of the rapid change of
capacitance at this time [16].
Fig. 17 shows that the peak of the switching current occurs
during the pull-in effect, when the structure speed is the highest.
At the contact with the island, it is estimated to be 37 nA.
The variation of the total energy and its components during the
switchingprocessisshowninFig.18.Aswecansee,thekinetic
andthedampingenergiesaccountforanonnegligiblepartofthe
total switching energy. At the contact with the island, the pull-in
energy is estimated to 0.05 fJ. For comparison, the minimum
Authorized licensed use limited to: UNIVERSITY OF SOUTHAMPTON. Downloaded on March 27, 2009 at 12:56 from IEEE Xplore.  Restrictions apply.PRUVOST et al.: DESIGN OPTIMIZATION OF NEMS SWITCHES FOR SUSPENDED-GATE SINGLE-ELECTRON TRANSISTOR APPLICATIONS 183
switching energy achieved by the present CMOS technology is
0.1 fJ [17].
However, because the transient analysis stops when the con-
tact occurs, it is difﬁcult to know the actual ﬁnal state of the
switch. If the structure does not adhere to the substrate [see
Fig. 15(a)], i.e., if the ﬁnal shape is close to the last simu-
lated point, the current and energies calculated before are valid.
However, if the structure completely collapses [see Fig. 15(b)],
it will drastically increase both the switching current and the
consumed energy. The expected evolution of the energies until
the complete collapse (at time τCC) is shown in Fig. 18. While
the kinetic and damping energies gradually vanish, the beam
obtains energy through adhesion. In this case, the total con-
sumed energy is estimated to be 1 fJ, which is 20 times higher
than without the collapse. This state is all the more unwanted
because, as seen previously, it also increases the likelihood of
adhesion.Increasing the stiffness of the structure would at the
same time increase the pull-in voltage so that the use of a tip
bump [13] or a dimple [see Fig. 15(a)] is likely to be the best
solution to prevent the complete collapse.
IV. CONCLUSION
We investigated the operation and the performance of NEMS
switches. We proposed a simple methodology based on the 1-D
modeltodeterminealow-voltageactuationwindowforconven-
tional cantilevers. The model gives fast and accurate physical
insight and certainly helps with systematic design. We then
modeled and optimized a cross-shaped cantilever in the aim of
using it as a movable gate to modulate the Coulomb oscillation
of a conventional SET. Both its static and dynamic character-
istics were simulated, the effect of the oxide layer was investi-
gated,andthepull-outproblemwasaddressed.Althoughfurther
miniaturization is required to achieve the gigahertz range, gain
in terms of power consumption and scalability makes it very
competitive.
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